1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

  • <!--

  • ]!(&2S; c}>.)y

  • -- >

  • <!--

  • t+koDrt qx$QUH

  • -- >

  • <!--

  • f@iXP}C Z:x#0V

  • -- >

Rally

Rally

A remote FPGA controller for a Pong game. The player's client sends ball and paddle positions over an SSH tunnel to a relay on a friend's computer, and the FPGA controller returns a bounded paddle move over UART. The SystemVerilog controller has been demonstrated in simulation but hasn't run on FPGA hardware yet.

Rally controller architecture illustration: SystemVerilog, Python, UART and TCP.
  • <!--

  • v0COQ6S 2OgywG7t

  • -- >

  • <!--

  • g+LRv7c KcXQ5y:X

  • -- >

  • <!--

  • oX03rM^ WyuYpWB(

  • -- >

  • <!--

  • 5>Gdu>: GOQGMdC!

  • -- >

Rally is a remote controller for the included Pong game. The player runs the game and the Rally client on their own computer, with no FPGA, USB adapter, or other hardware attached. A friend runs a relay on their computer, which is connected to the FPGA over UART. The client sends ball and paddle positions over an SSH tunnel, and the FPGA returns a bounded paddle move. The relay only sends controller responses. It never pushes software to the player's machine, and only one player can use a relay at a time. Frames run at 115,200 baud with CRC and sequence checks and a 100 ms timeout. Status: the SystemVerilog controller has been demonstrated in simulation, and the image shows a recorded replay. A board wrapper for an Alibaba AS02MC04 card exists as a candidate, but it hasn't been compiled in Vivado or tested on a physical board. Tech stack: SystemVerilog, Python, Tk, pyserial, UART, SSH

  • <!--

  • G2Z-[IW+

  • -- >

  • <!--

  • bk@3i}=$

  • -- >

  • <!--

  • l+v2nYtf

  • -- >

  • <!--

  • xxhodE)=

  • -- >

Uses SystemVerilog and Python, with UART and TCP for communication.

  • <!--

  • M?E>O[mn

  • -- >

  • <!--

  • px..H;a=

  • -- >

  • <!--

  • Qw2u-KWC

  • -- >

  • <!--

  • mglbc?)d

  • -- >

CRC- and sequence-checked frames at 115,200 baud, with a 100 ms timeout.

  • <!--

  • H3V3@*a LxSVK?

  • -- >

  • <!--

  • =A,GTsK MB[3Zw

  • -- >

  • <!--

  • CuFPL;6 S$pqff

  • -- >

  • <!--

  • Cba1or1 dxIQjl

  • -- >

Rally simulation replay detail; software simulation evidence, not a physical FPGA test.

Software + Digital Hardware

Software + Digital Hardware

/

Jaiden Nguyen

Jaiden Nguyen

Let’s work together

© 2026 Jaiden Nguyen

© 2026 Jaiden Nguyen